Encoding techniques for achieving reduction of power dissipation and delay by reducing BIT transitions and crosstalk on the buses for low power VLSI: thesis / M Shankaranarayana Bhat

By: Shankaranarayana Bhat M
Contributor(s): Balakrishna K M [Research guide]
Material type: TextTextPublisher: Mangalagangothri: Mangalore University, 2018Description: v, 129p.; 29.5 cmSubject(s): Physics - thesis | Integrated circuits - thesis |DDC classification: PHD 621.3815
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)

Copyright © 2017 Mangalore University, Mangalore. All Rights Reserved.
You are Visitor No.
Web Counter

Powered by Koha